aarch64: Enable the instruction cache
Enable the Instruction access Cacheability control bit in SCTLR_EL2 at the same time as enabling the MPU. This improves the performance of instruction fetches on hardware where this is implemented.
Signed-off-by: Peter Hoyes peter.hoyes@arm.com